

CLAIMS

What is claimed is:

- 1 1. A circuit comprising:
2 a plurality of selectors, each of the selectors including a multiplexing
3 network to select a pair of input values from among a plurality of input values, each
4 of the selectors also including a sense amplifier coupled to the multiplexing network
5 to generate at least one input data bit based on the pair of input values; and
6 an arithmetic unit coupled to the sense amplifier to perform an arithmetic
7 operation on the at least one input data bit.

- 1 2. The circuit of claim 1, wherein each of selectors further includes:
2 a first multiplexer to select from a first group of input values of the plurality
3 of input values to provide a first input value of the pair of input values; and
4 a second multiplexer to select from a second group of input values of the
5 plurality of input values to provide a second input value of the pair of input values.

- 1 3. The circuit of claim 2, wherein the multiplexing network further includes a
2 charger coupled to output nodes of the multiplexing network to charge the output
3 nodes to an initial value.

- 1 4. The circuit of claim 2 further includes a second plurality of selectors coupled
2 to the arithmetic unit to provide a plurality of second input data bits to the arithmetic
3 unit.

- 1 5. The circuit of claim 4, wherein the arithmetic unit includes:
2 a sparse carry-merge generator to generate a first number of carry signals
3 based on the plurality of second input data bits and the least one input data bit from
4 the sense amplifier of each of the selectors;

5 a plurality of intermediate carry generators coupled to the sparse carry merge
6 generator to generate a second number of carry signals; and
7 a plurality of conditional sum generators coupled to the sparse carry-merge
8 generator and the plurality of intermediate carry generators and to provide a sum of
9 a first number represented by a combination of least one input data bit of each of the
10 sense amplifiers from each of the selectors and a second number represented by the
11 second input data bits.

1 6. The arithmetic unit of claim 5, wherein the sparse carry-merge generator
2 includes a number of logic segments to generate one carry signal for a combination
3 of input data bits from at least two of the selectors and from at least two of the
4 second input data bits.

1 7. A circuit comprising:
2 a multiplexing network including a first multiplexer and a second
3 multiplexer, the first multiplexer having first input nodes and a first multiplexing
4 output node, the second multiplexer having second input nodes and a second
5 multiplexing output node;
6 a sensor having input nodes coupled to the first and second multiplexing
7 output nodes, the sensor also having output nodes; and
8 an adder coupled to the output nodes of the sensor.

1 8. The circuit of claim 7, wherein the adder includes:
2 a sparse carry-merge generator including a number of sparse carry-merge
3 input nodes to receive a number of bits of a first number and a number of bits of a
4 second number, sparse carry-merge generator also including a number of sparse
5 carry-merge output nodes to generate a number of first carry signals based on the
6 number of bits of the first and second numbers, wherein the number of sparse carry-
7 merge output nodes is less than one-sixteenth of the number of spare carry-merge
8 input nodes;

9 a plurality of intermediate carry generators coupled to the sparse carry merge
10 generator and including a number of intermediate carry output nodes to generate a
11 number of second carry signals, wherein the number of intermediate carry output
12 nodes is greater than the number of sparse carry-merge output nodes; and
13 a plurality of conditional sum generators coupled to the sparse carry-merge
14 generator and the plurality of intermediate carry generators and to provide output
15 signals representing a sum of the first and second numbers.

1 9. The adder of claim 8, wherein the sparse carry-merge generator includes a
2 number of logic segments coupled to the number of sparse carry-merge input nodes,
3 each of the logic segments including two input nodes to receive two input data bits,
4 wherein each of the sparse carry-merge output nodes is associated with at least four
5 logic segments.

1 10. The circuit of claim 7, wherein the multiplexing network further includes a
2 charger coupled to the first and second multiplexing output nodes to charge the first
3 and second multiplexing output nodes to an initial value.

1 11. The circuit of claim 10, wherein the sensor includes a sense amplifier having
2 input nodes coupled to the first and second multiplexing output nodes, the sense
3 amplifier also including output nodes coupled to the adder.

1 12. The circuit of claim 11, wherein one of the first and second multiplexers
2 includes:
3 a plurality of logic gates; and
4 a plurality of switches, each of the switches coupling between an output
5 node of one of the logic gates and one of the first and second multiplexing output
6 nodes.

1 13. An integrated circuit comprising:
2 a plurality of first multiplexing networks to receive first input values;
3 a plurality of first sense amplifiers, each of the first sense amplifiers
4 coupling to one of the first multiplexing networks to generate a pair of input data
5 bits based on the first input values;
6 a plurality of second multiplexing networks to receive second input
7 values;
8 a plurality of second sense amplifiers, each of the second sense
9 amplifiers coupling to one of the second multiplexing networks to generate a pair of
10 input data bits based on the second input values; and
11 an arithmetic unit coupled to the first sense amplifiers and the second
12 sense amplifiers to receive the pair of input data bits from each of the first sense
13 amplifiers and to receive the pair of input data bits from each of the second sense
14 amplifiers.

1 14. The integrated circuit of claim 13, wherein the arithmetic unit includes at
2 least one adder to receive a first bit of the pair of input data bits from each of the
3 first sense amplifiers and to receive a first bit of the pair of input data bits from each
4 of the second sense amplifiers.

1 15. The integrated circuit of claim 14, wherein the at least one adder includes:
2 a sparse carry-merge generator to generate a first number of carry signals
3 based on the first bit of the pair of input data bits from each of the first sense
4 amplifiers and based on the first bit of the pair of input data bits from each of the
5 second sense amplifiers;
6 a plurality of intermediate carry generators coupled to the sparse carry merge
7 generator to generate a second number of carry signals; and
8 a plurality of conditional sum generators coupled to the sparse carry-merge
9 generator and the plurality of intermediate carry generators and to provide a sum of

10 a first number represented by first bits from the first sense amplifiers and a second
11 number represented by first bits from the second sense amplifiers.

1 16. The integrated circuit of claim 15, wherein the sparse carry-merge generator
2 includes a number of logic segments to generate one carry signal for a combination
3 of first bits from at least two of the first sense amplifiers and first bits from at least
4 two of the second sense amplifiers.

1 17. The integrated circuit of claim 13, wherein each of the first multiplexing
2 networks:
3 a first multiplexer coupled between a first group of input nodes and a first
4 input node of a corresponding sense amplifier; and
5 a second multiplexer coupled between a second group of input nodes and a
6 second input node the corresponding of the sense amplifier, the corresponding sense
7 amplifier being one of the first sense amplifiers.

1 18. The integrated circuit of claim 17, wherein each of the first multiplexing
2 networks further includes a charger coupled to an output node of the first
3 multiplexer and to an output node of the second multiplexer.

1 19. The integrated circuit of claim 17, wherein the first multiplexer includes:
2 a plurality of first NOR gates, each of the first NOR gates including a first
3 input node to receive one of the first input values, a second input node coupled to a
4 control node, and an NOR gate output node; and
5 a plurality of transistors, each of the transistors having a first terminal
6 coupled to the NOR gate output node of one of the first NOR gates, a second
7 terminal coupled to the first input node of the corresponding sense amplifier, and a
8 gate coupled to the control node.

1 20. The integrated circuit of claim 19, wherein the second multiplexer includes:
2 a plurality of second NOR gates, each of the second NOR gates including a
3 first input node to receive one of the second input values, a second input node
4 coupled to the control node, and an NOR gate output node; and
5 a plurality of transistors, each of the transistors having a first terminal
6 coupled to the NOR gate output node of one of the second NOR gates, a second
7 terminal coupled to the second input node of the corresponding sense amplifier, and
8 a gate coupled to the control node.

1 21. A system comprising:
2 an integrated circuit including an arithmetic logic unit, the arithmetic logic
3 unit including at least one adder circuit, and the adder circuit including:
4 at least one selector to select a pair of input values from among a
5 plurality of input values, the at least one selector including a sense amplifier to
6 generate at least one input data bit based on the pair of input values; and
7 an adder coupled to the sense amplifier; and
8 a dynamic random access memory device coupled to the integrated circuit.

1 22. The system of claim 21, wherein the at least one selector further includes:
2 a first multiplexer to select from a first group of input values of the plurality
3 of input values to provide a first input value of the pair of input values; and
4 a second multiplexer to select from a second group of input values of the
5 plurality of input values to provide a second input value of the pair of input values.

1 23. The system of claim 22, wherein the at least one selector further includes a
2 charger coupled to the first and second multiplexers.

1 24. The system of claim 21, wherein the integrated circuit includes a processor.

1 25. A method comprising:
2 selecting a plurality of selected pairs of input values from among a plurality
3 of first input values;
4 passing the selected pairs of input values to a plurality of pairs of
5 multiplexing output nodes, wherein each of the selected pairs of input values is
6 passed to one of the pairs of multiplexing input nodes;
7 sensing each of the pairs of multiplexing output nodes to provide a plurality
8 of pairs of first input data bits; and
9 inputting the pairs of first input data bits into an adder.

1 26. The method of claim 25, wherein each of the pairs of first input data bits
2 includes a logic one bit and a logic zero bit.

1 27. The method of claim 25 further includes charging the plurality of pairs of
2 multiplexing output nodes to an initial value before passing the selected pairs of
3 input values to the plurality of pairs of multiplexing output nodes.

1 28. The method of claim 27, wherein passing the selected pair includes forcing a
2 logic one signal to a first output node of each of the pairs of multiplexing output
3 nodes, and forcing a logic zero signal to a second output node of each of the pairs of
4 multiplexing output nodes.

1 29. The method of claim 25 further comprising:
2 inputting a plurality of pairs of second input data bits into the adder;
3 generating a number of first carries based on a first data bit of each of the
4 pairs of first input data bits and a first data bit of each of the pairs of second input
5 data bits;
6 generating a plurality of first conditional carries for a logic 0 carry-in;
7 generating a plurality of second conditional carries for a logic 1 carry-in;

8 generating a number of second carries by selecting between each of the
9 plurality of conditional carries and an associated one of the plurality of second
10 conditional carries in response to a carry-in from one of the first carries;
11 generating a plurality of first conditional sums for a logic 0 carry-in;
12 generating a plurality of second conditional sums for a logic 1 carry-in;
13 providing a final sum of a first number and a second number by selecting
14 between one of the plurality of first conditional sums and an associated one of the
15 plurality of second conditional sums in response to a carry-in from one of the first
16 and second carries, wherein the first number is represented by the first data bit of
17 each of the pairs of first input data bits, and the second number is represented by a
18 first data bit of each of the pairs of second input data bits.

1 30. The method of claim 29, wherein generating a number of first carries
2 includes generating at least one carry for one-half of input data bits of at least four
3 of the pairs of first input data bits and one-half of input data bits of at least four of
4 the pairs of second input data bits.